Who We Are
What We Do
DXCorr develops driving edge physical IP arrangements in cutting edge process hubs for an extensive variety of SoC designs incorporating complex memory IP-SRAMs, CAMs, Multiports, memory subsystems, and standard cells.
The emergence of mobiles, tablets, smart watches and other similar devices gave prominence to power in ASIC designs. Providing the best PPAL (Power, Performance, Area, and Leakage-key metrics) in the least possible time is the challenge faced by every design house in the VLSI sphere. DXCorr is uniquely equipped to meet this challenge with our highly optimized physical IPs, specific custom blocks, and expert physical design teams.
We deliver on even the most demanding specs by developing various in-house tools that push the boundaries of the whole design process. This is driven by a design philosophy that combines the potential of Computer Aided Design with the algorithmic nature of IP development. With in-house software reducing layout generation time and a design team working to provide best PPAL using a suite of optimization analyses to reduce iteration cycles, we deliver best-in-class physical IP solutions across the full range of process nodes.
Our advanced Physical IP portfolio offers a comprehensive set of IPs covering Foundation IP blocks such as SRAMs, standard cells and I/Os for most of the building blocks of SoC design, specialized physical IPs -TCAMs, multiport register files, customizable datapath – that helps our customers build highly differentiated products for low power or high performance applications and custom PDK and PCELL development for Mixed Signal IC design.
From complex ASIC solutions to hardening of SoC cores, DXCorr offers the highest quality design service, with 200+ top engineers in a global team, enabling our customers achieve significant time-to-market and performance advantage.